Abstract-This paper investigates a novel modular approach to efficiently estimate the Architectural Vulnerability Factor (AVF) of large designs by employing circuit partitioning and error propagation techniques. Modular approach is a hybrid of statistical fault injection technique and analysis based technique. Results show that for the same level of accuracy, our modular approach arrives at the AVF within 6% of that estimated by the traditional full circuit statistical fault injection, with a speedup of 2X in terms of CPU time.
I. INTRODUCTION
Particles present in radiations tend to interfere with the desired operation of a digital system. These particles may strike an internal storage element and invert its state, causing a soft fault. These faults may propagate from the storage element and affect the operation of the system. The probability that a soft fault produces an observable error is called the Architectural Vulnerability Factor(AVF) of the circuit [1] . Soft errors may lead to a complete failure of the system or may result in the malfunctioning of a part of the system. In order to make reliable operation of the system possible, its extremely important to determine its AVF at an early stage. That allows the designer to implement sufficient hardening techniques in the circuit.
One approach to estimate AVF is statistical fault injection(SFI). An RTL model of the system is taken as input, and bit flips at random time and location are injected into the model. The model is then run forward and the state of the output is compared to that of an error-free model of the system. This process is repeated until the desired statistics is achieved. AVF is then computed as the ratio of the total number of errors observed to the total number of bit flips introduced. Since SFI is a statistical analysis, it is necessary to perform several such fault simulations with different injection points to obtain a desired confidence level in the AVF. This, in turn, sometimes necessitates running thousands of fault simulation runs on the same system, consuming an enormous amount of simulation time and computational power [1] analytical approaches or performance models as a workaround for this problem, requiring more human intervention. In this paper, we attempt to investigate a novel modular approachpartly SFI and partly analytical -to achieve greater efficiency in fault simulation, than would normally be obtained when exclusively using either SFI or an analytical method. Our approach enables us to estimate the AVF within a good confidence level but incurring low computational overheard.
To illustrate the motivation behind our modular approach, consider To estimate the accuracy of AVF of TopMod close to a deterministic experiment, the minimum number of fault injections required to cover the total fault population in TopMod would be: 2 20 * 2 4 * 20 = 335 million, taking into account the total number of possible states and input combinations. Now, lets estimate the AVF of TopMod by performing SFI on m1 and m2 separately. The minimum number of fault injections required to cover the total fault population in TopMod would now be: (2 10 * 2 4 * 10) + (2 10 * 2 4 * 10) + (2 10 X 2 4 ) = 344064. The last term accounts for the number of simulations required to propagate faults from m1 to the primary outputs of TopMod. It can be seen in the second approach, that there is a significant reduction in the number of faults that need to be injected by considering these as separate state machines. This is exactly the motivation behind this work. The modular approach first performs SFI on sub-circuits of a circuit and then exploits inter-modular fault propagation techniques to estimate the AVF with the same confidence interval but with many fewer simulation runs.
II.MODULAR APPROACH
The flowchart in Fig. 2 summarizes our approach. An RTL model of the circuit described in Verilog-HDL is provided as the input. Initially, an fault-free simulation of the circuit is performed using a predefined testbench. The input stream of each sub-circuit is logged to a file for the entire simulation 10 10
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period, which is then used in the error generation and propagation stage. Next, the circuit is partitioned into its subcircuits based on the hierarchy as described in the RTL model. While doing that, the information about inter-modular connections is stored.
Figure 2. Modular Approach
Once circuit partitioning is complete, error generation and error propagation simulations are performed on each subcircuit. In the error generation stage, SFI is performed using a fault injection module described in Verilog PLI. The AVF of the sub-circuits is then computed. In the error propagation stage, errors -randomized in time -are injected into the inputs of the sub-circuits. The errors are then propagated through them and the architectural state of the output is compared to that of an error-free model. The probability of error propagation of a sub-circuit is then computed as the ratio of the number of errors propagated to the output to the number of errors injected at the input of that sub-circuit.
We then use the three values: 1) sub-circuit AVF 2) probability of error propagation and 3) the interconnections among the sub-circuits to compute the AVF of the original circuit using probability matrices. The probabilistic analysis is described in detail in the next section.
In essence, the modular approach runs SFI on each of the sub-circuits one at a time, propagates the errors (observed at their output) through all intermediate sub-circuits, until the primary output of the original circuit is reached.
III. PROBABILISTIC APPROACH Figure 3 . Example design -II In Fig. 3, let 
Definitions
the registers of module Mod2 be denoted as Regs(Mod2) and the event where a register Regi has been injected with a fault as Up(Regi). For any module with an output/input stream y at time t, we define the error function, Er at time t as
2) Probability of error propagation: Pr{Er( y ,t')|Pr{Er( x ,t')}
Let x and y be the input and output stream of module Mod2, respectively. We define: {Er( y ,t') | Er( x ,t)} as the outcome where an error in only x at time t propagates to y at time t'.
Assumptions 1) Probability of faults in Mod2 is proportional to the number of register bits in Mod2 2) {Er( y ,t) | Up(Regi), Regi Regs(Mod2)} and {Er( y ,t') | Er( x ,t)} are the outcomes of strictly stationary processes. Hence, a) Pr{Er( y ,t) | Up(Regi), Regi Regs(Mod2)} = Pr{Er( y ,t+ )| Up(Regi), Regi Regs(Mod2)} = Pr {Er( y ) | Up(Regi), Regi Regs(Mod2)} …(2) and, b) Pr{Er( y ,t') | Er( x ,t)} = Pr{Er( y ,t'+ ) | Er( x ,t+ } = Pr{Er( y ) | Er( x )} … (3) 3) {Er( y ) | Up(Regi), Regi Regs(Mod2)} and
{Er( z ) | Er( y )} are independent.
Methodology
Assume that the number of registers in Mod1, Mod2 and Mod3 is N1, N2 and N3 respectively. The impact on the AVF of TopMod given a fault in one of the registers of Modi is computed as: 
AVF(TopMod|Mod i) * (Probability of a fault in Mod i)
Hence, the AVF of TopMod is given by:
In the following subsections, we describe the procedure to compute the first factor of equation (4) … (6) In order to evaluate (6), the errors generated at the output of Mod2 need to be propagated, through Mod3, to the output of Mod3. Hence, (6) => Pr(Error Propagate(Mod3))*Pr(Error Generate(Mod2)) … (7) Faults are injected in the input stream of Mod3 to compute the Probability of Error Propagation(Mod3), which is then given by a 3X7 matrix (errors can occur in y in 7 possible ways on 3 possible combinations of z ): … (10) (10) can be found in a similar way as (7).
IV. APPLICATIONS
Our modular approach is applicable on circuits where circuit partitioning can be performed in such a way that the partitions are weakly correlated with each others' functionality. Example partitions could be canonical clocked logic circuits (CCLC) composed of a combinational circuit with latched primary inputs and outputs [2] as shown in Table 1 highlights the AVFs estimated using our technique for two DSP units. It shows the number of faults simulated for each module. It also shows the number of errors propagated for the modules that are not on the input side of original circuit. AVF was then computed using our probabilistic approach. Also, standard deviations were propagated from each of the modules to compute the standard deviation for the final AVF [3] The table also shows the total CPU time required to compute the AVF. For comparison purposes, AVF was also estimated by performing only SFI on the whole circuit. All the simulations were performed on a Dual Core 8GB RAM AMD Opteron processor.
The results show that our modular approach estimates the AVF within 6% of that estimated by a full circuit SFI. Also, our modular approach achieves a maximum speed up of approximately 2X in terms of CPU time.
V. CONCLUSION
In this paper, we investigated a novel technique for efficient AVF estimation and targeted towards a certain class of circuits. Our results show a maximum improvement of 2X in terms of CPU time, 1.4X in terms of number of simulation runs required while estimating the AVF for the same accuracy. Our technique also highlights the error propagation technique through the internal components of a design. Future work can involve testing our technique on many other large applications to improve confidence in our approach . 
